MC68HC05CxRG/AD REV 1

HC05

MC68HC05C4,C8,C9 MC68HC705C8 MC68HC805C4 MC68HCL05C4,C8 MC68HSC05C4,C8

PROGRAMMING REFERENCE GUIDE

The MC68HC05 Family of HCMOS devices covered in this reference guide are as follows:

MC68HC05C4 MC68HC05C8

MC68HC05C9

MC68HC705C8

MC68HC805C4

MC68HCL05C4

MC68HCL05C8

MC68HSC05C4

MC68HSC05C8

BLOCK DIAGRAMS

MEMORY MAPS

REGISTER/CONTROL BIT ASSIGNMENTS

INSTRUCTIONS ADDRESSING MODES EXECUTION TIMES

MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART

BLOCK DIAGRAMS


MEMORY MAPS


REGISTER/CONTROL BIT ASSIGNMENTS


INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES

MECHANICAL DATA


HEX/DEC CONVERSION ASCII CHART








Freescale Semiconductor, Inc. MC68HC05C9 BLOCK DIAGRAM




Freescale Semiconductor, Inc. MC68HC705C8 BLOCK DIAGRAM




Freescale Semiconductor, Inc MC68HC805C4 BLOCK DIAGRAM

Freescale Semiconductor, Inc. MC68HC05C4 MC68HCL05C4 MC68HSC05C4 MEMORY MAP




Freescale Semiconductor, Inc. MC68HC05C8 MC68HCL05C8 MC68HSC05C8 MEMORY MAP



Freescale Semiconductor, Inc. MC68HC05C9 MEMORY MAP

0000	uo.	00000		PORT A DATA REGISTER]
	1/0 32 BYTES			PORT B DATA REGISTER	٦,
001F		00031		PORT C DATA REGISTER	1
0020	PAGE ZERO	00032		PORT D DATA REGISTER	1
.0045	ROM OR RAM 48 BYTES	أممم	i	PORT A DATA DIRECTION REGISTER	1
004F 0050	10 0 1 1 2 0	00079 00080	İ	PORT B DATA DIRECTION REGISTER	1
	RAM		İ	PORT C DATA DIRECTION REGISTER	1
	176 BYTES	00191	1	PORT D DATA DIRECTION REGISTER	1
	STACK	00192	Ì	UNUSED	1
00FF	64 BYTES	00255	Ì	UNUSED	1
0100	ROM OR RAM	00256	1	SERIAL PERIPHERAL CONTROL REGISTER	1
017F	128 BYTES	00383		SERIAL PERIPHERAL STATUS REGISTER	İ
0180	MAIN MEMORY ROM	00384	1	SERIAL PERIPHERAL DATA I/O REGISTER	1
,,,,,	15744-BYTES			SERIAL COMMUNICATIONS BAUD RATE REGISTER	1
3EFF 3F00	SELF-CHECK ROM	16127 16349	ļ	SERIAL COMMUNICATIONS CONTROL REGISTER 1	1
BFDE	223 BYTES	16571	ļ	SERIAL COMMUNICATIONS CONTROL REGISTER 2	1
3FDF	OPTION REGISTER	16572		SERIAL COMMUNICATIONS STATUS REGISTER	1
3FE0	SELF-CHECK	16573	-	SERIAL COMMUNICATIONS DATA REGISTER	ĺ
3FEF	VECTORS 16 BYTES		į	TIMER CONTROL REGISTER	١
3FF0	USER	16588 16589	ļ	TIMER STATUS REGISTER	l
İ	VECTORS		Ì	INPUT CAPTURE HIGH REGISTER	l
3FFF	16 BYTES	16604	į	INPUT CAPTURE LOW REGISTER	١
			į	OUTPUT COMPARE HIGH REGISTER	١
			Ì	OUTPUT COMPARE LOW REGISTER	١
			Ì	COUNTER HIGH REGISTER	
				COUNTER LOW REGISTER	
			1	ALTERNATE COUNTER HIGH REGISTER	١
			1	ALTERNATE COUNTER LOW REGISTER	١
			1	UNUSED	١
			ļ	COP RESET REGISTER	
			ļ	COP CONTROL REGISTER	
				UNUSED	

Freescale Semiconductor, Inc. MC68HC705C8 MEMORY MAP




(Option Register \$1FDF RAM1=0 and RAM0=0) (POR or Master Reset)

^{*}The nature of this memory block (RAM or PROM) is controlled by bits RAM0 and RAM1 of the Option Register (\$1FDF).


^{1.} RAM0 · 0 — 48 Bytes User PROM
RAM0 · 1 — 32 Bytes RAM with 16 Bytes Unused

^{2.} RAM1 0 — 7680 Bytes User PROM RAM1 1 — 7584 Bytes User PROM and 96 Bytes of RAM


Freescale Semiconductor, Inc. MC68HC805C4 MEMORY MAP



PROGRAMMING MODEL INTERRUPT STACKING ORDER PROGRAMMING MODEL



INTERRUPT STACKING ORDER



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first followed from the first of the stack is in the reverse order. Go to: www.freescale.com


Freescale Semiconductor, Inc. REGISTER AND CONTROL BIT SUMMARY

	BIT 7	6	5	4	3	2	1	BIT 0	
\$00	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	PORTA
\$01	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	PORTB
\$02	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PORT C
\$03	PD7/*		PD5/*	PD4/*	PD3/*	PD2/*	PD1/*	PD0/*	PORTD
\$04	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	DDRA
\$05	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
\$06	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
\$07	DDD7		DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD [†]
\$08									UNUSED
\$09									UNUSED
\$0A	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPR0	SPCR
\$0B	SPIF	WCOL		MODF					SPSR
\$0C	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0	SPDR
\$0D			SCP1	SCP0		SCR2	SCR1	SCR0	BAUD
\$0E	R8	T8		М	WAKE				SCCR1
\$0F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCCR2
\$10	TDRE	TC	RDRF	IDLE	OR	NF	FE		SCSR
\$11	SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0	SCDAT
\$12	ICIE	OCIE	TOIE	0	0	0	IEDG	0LVL	TCR
\$13	ICF	OCF	TOF	0	0	0	0	0	TSR
\$14	ICH7	ICH6	ICH5	ICH4	ICH3	ICH2	ICH1	ICH0	ICHR
\$15	ICL7	ICL6	ICL5	ICL4	ICL3	ICL2	ICL1	ICL0	ICLR
\$16	OCH7	OCH6	OCH5	OCH4	OCH3	OCH2	OCH1	OCH0	OCHR
\$17	OCL7	OCL6	OCL5	OCL4	OCL3	OCL2	OCL1	OCL0	OCLR
\$18	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	CHR
\$19	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0	CLR
\$1A	ACH7	ACH6	ACH5	ACH4	ACH3	ACH2	ACH1	ACH0	ACHR
\$1B	ACL7	ACL6	ACL5	ACL4	ACL3	ACL2	ACL1	ACL0	ACLR
\$1C					·				UNUSED
\$1D									UNUSED
\$1E									UNUSED
\$1F									UNUSED

^{*}Denotes fixed input port, see following page.

[†]MC68HC05C9 only For More Information On This Product, Go to: www.freescale.com

Freescale Semiconductor, Inc. REGISTER AND CONTROL BIT SUMMARY



(PORT D FIXED INPUT REGISTER)

	BIT							BIT	
	7	6	5	4	3	2	1	0	
\$07	DDD7		DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
									1
\$1D	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0	COPRR
\$1E	R7	R6	R5	COPF	CME	COPE	CM1	CM0	COPCR
\$3FDF	RAM0	RAM1					IRQ		OPTREG

(MC68HC05C9 ONLY)

	BIT							BIT	
	7	6	5	4	3	2	1	0	
\$1C	0	0	0	0	0	LAT	0	PGM	PR
\$1D	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0	COPRR
\$1E	0	0	0	COPF	CME	COPE	CM1	CM0	COPCR
\$1F									UNUSED
\$1FDF	RAM0	RAM1	0	0	SEC		IRQ	0	IRQOR

(MC68HC705C8 ONLY)

	BIT 7	6	5	4	3	2	1	BIT 0	
\$1C	0	CPEN	0	0	ERASE	LATA	LATB	EEPGM	PR
\$1D	Α7	A6	A5	A4	A3	A2	A1	A0	ARL
\$1E	0	0	МАТСН	A12	A11	A10	A 9	A8	ARH
\$1F									UNUSED
		<u></u>					1	·	1
\$1FDF	0	0	0	0	0	0	IRQ	0	IRQOR

For More Information On This Product, Go to: www.freescale.com

Alternate Counter High Register (ACHR) \$1A

	7.	6	5	4	3	2	1	0
	ACH7	ACH6	ACH5	ACH4	ACH3	ACH2	ACH1	ACH0
RI	ESET	4	4	4	4	•		

ACLR

Alternate Counter Low Register (ACLR) \$1B

	7	6	5	4	3	2	1	0
	ACL7	ACL6	ACL5	ACL4	ACL3	ACL2	ACL1	ACL0
RI	ESET							
	1	1	1	1	1	0	1	1

ARH

(MC68HC805C4 ONLY)

Hardware Breakpoint Register High (ARH) \$1E

_	7	6	5	4	3	2	1	0
	0 _	0	MATCH	A12	A11	A10	A9	A8
RE	SET n	n	n	0	0	0	0	0

MATCH — An instruction with the same address as that in the breakpoint register was fetched.

1 = Breakpoint enabled

0 = Breakpoint disabled

A12-A8 — Breakpoint address bits A12-A8

ARL

(MC68HC805C4 ONLY)

Hardware Breakpoint Register Low (ARL) \$1D

_	7	6	5	4 .	3	2	1	0
	A 7	A6	A 5	A4	A3	A2	A1	A0
RE	SET	0	n	0	0	0	0	n

Baud Rate Register (BAUD) \$0D

The baud rate register is used to select the SCI transmitter and receiver baud rate. SCP0 and SCP1 prescaler bits are used in conjunction with the SCR2–SCR0 baud rates to provide multiple baud rate combinations for a given crystal frequency. Bits 3, 6, and 7 always read zero.

	7	6	5	4	3	2	1	0
	_	_	SCP1	SCP0		SCR2	SCR1	SCR0
RE	ESET —		0	0		U	U	U

SCP0 — SCI Prescaler Bit 0 SCP1 — SCI Prescaler Bit 1

Two prescaler bits are used to increase the range of standard baud rates controlled by the SCR2-SCR0 bits. Prescaler internal processor clock division versus bits levels are listed in Table 1.

SCR0 — SCI Baud Rate Bit 0

SCR1 — SCI Baud Rate Bit 1

SCR2 — SCI Baud Rate Bit 2

Three baud rate bits are used to select the baud rates of the SCI transmitter and SCI receiver. Baud rates versus bit levels are listed in Table 2.

Tables 1 and 2 tabulate the divide chain used to obtain the baud rate clock (transmit clock). The actual divider chain is controlled by the combined SCP1–SCP0 and SCR2–SCR0 bits in the baud rate register. All divided frequencies shown in Table 1 represent the final baud rate resulting from the internal processor clock division shown in the divided by column only (prescaler division only). Table 2 lists the prescaler output divided by the action of the SCI select bits (SCR2–SCR0). For example, assume that a 9600 Hz baud rate is required with a 2.4576 MHz external crystal. In this case, the prescaler bits (SCP1–SCP0) could be configured as a divided-by-two. Using the same crystal, the 9600 baud rate can be obained with a prescaler divided-by-one and the SCR2–SCR0 bits configured for a divide-by-eight.

Table 1. Prescaler Highest Baud Rate Frequency Output

SCP Bit		Clock*			Crystal Fred	uency MHz		
1	0	Divided By	8.0	4.194304	4.0	2.4576	2.0	1.8432
0 0 1 1	0 1 0 1	1 3 4 13	250.00 kHz 83.332 kHz 62.500 kHz 19.200 kHz	131.072 kHz 43.691 kHz 32.768 kHz 10.082 kHz	125.000 kHz 41.666 kHz 31.250 kHz 9600 Hz	76.80 kHz 25.60 kHz 19.20 kHz 5.907 kHz	62.60 kHz 20.833 kHz 15.625 kHz 4800 Hz	57.60 kHz 19.20 kHz 14.40 kHz 4430 Hz

*Refers to the internal processor clock.

NOTE: The divided frequencies shown in Table 1 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.


Table 2. Transmit Baud Rate Output for a Given Prescaler Output

± .	SC	R B	its	Divided		Representativ	ve Highest Prescaler Bau	d Rate Output		
	2	1	0	Ву	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz	
n This Product	0 0 0 0 0 0 0 0 0 0	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	1 2 4 8 16 32 64 128	131.072 kHz 65.536 kHz 32.768 kHz 16.384 kHz 8.192 kHz 4.096 kHz 2.048 kHz 1.024 kHz	32.768 kHz 16.384 kHz 8.192 kHz 4.096 kHz 2.048 kHz 1.024 kHz 512 Hz 256 Hz	76.80 kHz 38.40 kHz 19.20 kHz 9600 Hz 4800 Hz 2400 Hz 1200 Hz 600 Hz	19.20 kHz 9600 Hz 4800 Hz 2400 Hz 1200 Hz 600 Hz 300 Hz 150 Hz	9600 Hz 4800 Hz 2400 Hz 1200 Hz 600 Hz 300 Hz 150 Hz 75 Hz	

NOTE: Table 2 illustrates how the SCI select bits can be used to provide lower transmitter baud rate by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock) and the receive clock is 16 times higher in frequency than the actual baud rate.

CHR

Counter High Register (CHR) \$18



CLR

Counter Low Register (CLR) \$19

	7	6	5	4	3	2	1	0	
	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CLO	
RE	SET								•
	1	1	1	1	1	0	1	1	

COPCR

(MC68HC705C8 ONLY) COP Control Register (COPCR) \$1E

The COPCR shown below is used to control the COP watchdog timer and clock monitor functions.

_	7	6	5	4	3	2	1	0
	0	0	0	COPF	CME	COPE	CM1	CM0
RE	ESET 0	0	0	0	0	0	0	0

COPF - Computer Operating Properly

1 = COP or clock monitor reset has occurred

0=No COP or clock monitor reset has occurred

CME — Clock Monitor Enable

1 = Clock monitor enabled

0 = Clock monitor disabled

COPE — Computer Operating Properly Enable

1 = COP timeout enabled

0 = COP timeout disabled

CM1 — Computer Operating Properly Mode 1
Used in conjunction with CMO0 to establish the COP timeout period. CM1 can be read and set anytime, but is cleared only by reset. See Table 3.

CM0 — Computer Operating Properly Mode 0
Used in conjunction with CM1 to establish the COP timeout period. CM0 can be read and set anytime, but is cleared only by reset. See Table 3.

Bits 7-5 — Not used* Always read zero

^{*}In the MC68HC05C9, these bits (R7–R5) are reserved factory test bits.

Table 3. COP Timeout Period

CM1	СМО	E/2 ¹⁵ Divided By	XTAL = 4.0 MHz, E = 2.0 MHz	XTAL = 3.5795 MHz, E = 1.7897 MHz	XTAL = 2.0 MHz, E = 1.0 MHz	XTAL = 1.0 MHz, E = 0.5 MHz
0	0	1	16.38 ms	18.31 ms	32.77 ms	65.54 ms
0	1	4	65.54 ms	73.24 ms	131.07 ms	262.14 ms
1	0	16	262.95 ms	292.95 ms	524.29 ms	1.048 s
1	1	64	1.048 s	1.172 s	2.097 s	4.194 s

(MC68HC705C8 AND MC68HC05C9 ONLY)

Freescale Semiconductor, IncopCR

COP Reset Register (COPRR) \$1D

The COPRR shown below is used to control the COP watchdog timer and clock monitor functions.

7	6	5	4	3	2	1	0
RESET	n	n	n	n	0	0	0


The sequence required to reset the COP timer is as follows: Write \$55 to the COP reset register.

Write \$AA to the COP reset register.

Both write operations must occur in the order listed, but any number of instructions may be executed between the two write operations. The elapsed time between software resets must not be greater than the COP timeout period. Reading the COP reset register does not return valid data and does not affect the watchdog timer.

(MC68HC705C8 AND MC68HC05C9 ONLY) COP Reset Register (COPRR) \$1D

The COPRR shown below is used to control the COP watchdog timer and clock monitor functions.




The sequence required to reset the COP time is as follows: Write \$55 to the COP reset register.

Write \$AA to the COP reset register.

Both write operations must occur in the order listed, but any number of instructions may be executed between the two write operations. The elapsed time between software resets must not be greater than the COP timeout period. Reading the COP reset register does not return valid data and does not affect the watchdog timer.

(MC68HC705C8 AND MC68HC05C9 ONLY)


Data Direction Register A (DDRA) \$04



DDA7-DDA0 — 0 = Inputs1 = Outputs

DDRB


Data Direction Register B (DDRB) \$05



DDB7-DDB0 — 0 = Inputs1 = Outputs

DDRC

Data Direction Register C (DDRC) \$06



DDC7-DDC0 — 0 = Inputs 1 = Outputs

DDRD

Data Direction Register D (DDRD) \$07


_	7	6	5	4	3	2	1	0
	DDD7	_	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
RI	ESET				0	•	•	
	. 0	U	U	U	U	Ü	U	U

DDD5-DDD0 — 0 = Inputs1 = Outputs

Bits 7,6 — Not used.


ICHR

Input Capture High Register (ICHR) \$14



ICLR

Input Capture Low Register (ICLR) \$15



(MC68HC705C8 ONLY) Option Register (IRQOR) \$1FDF

The option register is used to select the IRQ sensitivity, enable the PROM security, and select the memory configuration.

	7	6	5	4	3	2	1	0
	RAM0	RAM1	0	0	SEC	_	IRQ	0
R	ESET 0	0	0	0	U		1	0

RAM0-Random Access Memory Control Bit 0

- 1 = Maps 32 bytes of RAM into page zero starting at address \$0030. Addresses from \$0020 to \$0030 are reserved. This replaces 48 bytes of PROM that were used at these locations. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.
- 0 = Provides 48 bytes of PROM at location \$0030.

RAM1 - Random Access Memory Control Bit 1

- 1 = Maps 96 bytes of RAM into page zero starting at address \$0100. This replaces 96 bytes of PROM that were used at these locations. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.
- 0 = Provides 96 bytes of PROM at location \$0100.

SEC – Security

- 1 = Bootloader disabled, MCU operates only in single-chip mode.
- 0 = Security off, bootloader enabled, expanded mode enabled.

IRQ-Interrupt Request Bit Sensitivity

- $1 = \overline{IRQ}$ pin is both negative edge- and level-sensitive.
- 0 = IRQ pin is negative edge-sensitive only.

 IRQ is set only by reset, but can be cleared by software.

 This can only be written once.

Bit 0, 4, 5

Always read zero.

Bit 2

Can be either one or zero.

IRQOR

(MC68HC05C9 ONLY) Option Register (IRQOR) \$3FDF

The option register is used to select the IRQ sensitivity, enable the ROM security, and select the memory configuration.

	7	6	5	4	3	2	1	0	
	RAM0	RAM1	0	0	0	0	IRQ	0	1
RI	ESET								
	0	0	0	0	0	0	1	0	

RAM0 - Random Access Memory Control Bit 0

- 1 = Maps 32 bytes of RAM into page zero starting at address \$0020. This replaces 48 bytes of ROM that were used at these locations. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.
- 0 = Provides 48 bytes of ROM at location \$0020.

RAM1 - Random Access Memory Control Bit 1

- 1 = Maps 128 bytes of RAM into page zero starting at address \$0100. This replaces 128 bytes of ROM that were used at these locations. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.
- 0 = Provides 128 bytes of ROM at location \$0100.
- IRQ—Interrupt Request Bit Sensitivity
 - $1 = \overline{IRQ}$ pin is both negative edge- and level-sensitive.
 - 0= IRQ pin is negative edge-sensitive only.


IRQ is set only by reset, but can be cleared by software.

This can only be written once.

Bit 0, 2, 3, 4, 5

Always read zero.

(MC68HC805C4 ONLY) IRQ Option Register (IRQOR) \$1FDF



Bits 7-2, 0 — Not used

Always read zero.

IRQ — Interrupt Request Bit Sensitivity


 $1 = \overline{\overline{IRQ}}$ pin is both negative edge- and level-sensitive.

 $0 = \overline{IRQ}$ pin is negative edge-sensitive only.

IRQ is set only by reset, but can be cleared by software.


OCHR

Output Compare High Register (OCHR) \$16



OCLR

Output Compare Low Register (OCLR) \$17



PORTA

Port A Data Register (PORTA) \$00

	7	6	5	4	3	2	1	0
ſ	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
RE	SET U	U	U	U	U	U	U	U

PORTB

Port B Data Register (PORTB) \$01

	7	6	5	4	3	2	1	0
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
RE	SET U	U	U	U	U	U	U	U

PORTC

Port C Data Register (PORTC) \$02

	7	6	5	4	3	2	1	0
	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
RE	SET	11		U	U	U	U	U

PORTD

Port D Data Register (PORTD) \$03

	7	6	5	4	3	2	1	0
	PD7		PD5	PD4	PD3	PD2	PD1	PD0
RE	SET PD7	0	P <u>D5</u> / SS	PD4/ SCK	PD3/ MOSI	PD2/ MISO	PD1/ TD0	PD0/ RDI
			(Port D	fixed	input r	egister	·)	
RE	SET U	U	U	U	U	U	U	U

(MC68HC705C8 ONLY)

Program Register (PR) \$1C

The program register (\$1C) is used to perform PROM programming.

	7	6	5	4	3	2	1	0
Ī	0	0	0	0	0	LAT	0	PGM
RE	SET 0	0	0	0	0	0	0	0

LAT — Latch Enable

- 1 = Enables PROM data and address bus latches for programming or erasing on the next byte write cycle.
- 0 = Latch disabled. PROM data and address buses are unlatched for normal CPU operations.

This bit is both readable and writable.

PGM — Program

- 1 = Applies V_{PP} power to the PROM for programming.
- $0 = V_{PP}$ power off.

If LAT is cleared, PGM cannot be set.

Bits 1, 7-3 — Not Used

Always read zero.

(MC68HC805C4 ONLY)

Program Register (PR) \$1C

The program register (\$1C) is used for single-byte EEPROM programming.

	7	6	5	4	3	2	1	0
	0	CPEN	0	0	ERASE	LATA	LATB	EEPGM
RI	ESET 0	0	0	0	0	0	0	0

CPEN — Charge Pump Enable

- 1 = Charge pump enabled
- 0 = Charge pump disabled

ERASE — Erase EEPROM Enable

- 1 = Erase enabled
- 0 = Erase disabled

LATA — Latch A Enable

- 1 = Enables array A data and address bus latches for programming or erasing on the next byte write cycle.
- 0 = Latch disabled

LATB — Latch B Enable

- 1 = Enables array B data and address bus latches for programming or erasing on the next byte write cycle.
- 0 = Latch disabled

Note: If LATA and LATB are cleared, EEPGM cannot be set.

EEPGM — Electrically Erase/Program

1 = Applies Vpp power to the EEPROM array for programming or erasing operation.

0 = Vpp power off

Bits 4, 5, 7 — Not used

Always read zero.

SCCR1

Serial Communications Control Reg. 1 (SCCR1) \$0E

The SCCR1 register control bits determine word length and select the wake-up method.

	/	6	5	4	3	2]	0
	R8	T8		М	WAKE			
RI	ESET	I.I.		IJ		: <u></u>		1

R8 — Receive Data Bit 8

R8 bit provides storage location for the ninth bit in the receive data byte (if M = 1).

T8 — Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M = 1).

M — SCI Character Word Length

1 = One start bit, nine data bits, one stop bit

0 = One start bit, eight data bits, one stop bit

WAKE — Wake-Up Select

Wake bit selects the receiver wake-up method.

1 = Address bit (most significant bit)

0 = Idle line condition

Bits 2-0 and 5 — Not used

Can read either one or zero.

The address bit is dependent on both the wake-bit and the m-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit is SCCR2 is set.

Wake	М	Receiver Wake-Up
0	Х	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

Serial Communications Control Reg. 2 (SCCR2) \$0F

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wakeup, and break code.

	7	6	5	4	3	2	1	0	
	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	
RE	ESET								•
	0	0	0	0	0	0	0	0	

TIE — Transmit Interrupt Enable

1 = SCI interrupt enabled

0 = TDRE interrupt disabled

TCIE — Transmit Complete Interrupt Enable

1 = SCI interrupt enabled

0 = TC interrupt disabled

RIE — Receive Interrupt Enable

1 = SCI interrupt enabled

0 = RDRF and OR interrupts disabled

ILIE — Idle Line Interrupt Enable

1 = SCI interrupt enabled

0 = Idle interrupt disabled

TE-Transmit Enable

- 1 = Transmit shift register output is applied to the TDO line. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
- 0 = Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TDO line becomes a high-impedance line.

RE — Receive Enable

- 1 = Receiver shift register input is applied to the RDI line.
- 0 = Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

RWU — Receiver Wake-Up

- 1 = Places receiver in sleep mode and enables wake-up function.
- 0 = Wake-up function disabled after receiving data word with MSB set (if WAKE = 1). Wake-up function also disabled after receiving 10 (M = 0) or 11 (M = 1) consecutive ones (if WAKE = 0).

SBK — Send Break

- 1 = Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for recognition of valid start bit.
- 0=Transmitter sends 10 (M=0) or 11 (M=1) zeros then reverts to an idle state or continues sending data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfer immediately to the shift register, and the second is queued into the parallel transmit buffer.

SCDAT

Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.

	7	6	5	4	3	2	1	0
	SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0
Ri	ESET							
	U	U	U	U	U	U	U	U

SCSR

Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

	7	6	5	4	3	2	1	0
	TDRE	TC6	RDRF	IDLE	OR	NF	FE	_
RI	ESET							
	1	1	0	0	0	0	0	

TDRE — Transmit Data Register (TDR) Empty

- 0 = TDR contents transferred to the transmit data shift register.
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR followed by a write to the TDR.

- TC Transmit Complete
 - 1 = Indicates end of data frame, preamble, or break condition has occurred.
 - 0 = TC bit cleared by reading the SCSR, followed by a write to the TDR.

RDRF-Receive Data Register (RDR) Full

- 1 = Receive data shift register contents transferred to the RDR.
- 0 = Receive data shift register transfer did not occur. RDRF is cleared by reading the SCSR, followed by a read of the RDR.
- IDLE Idle Line Detect
 - 1 = Indicates receiver has detected an idle line.
 - 0=IDLE is cleared by reading the SCSR, followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.
- OR Overrun Error
 - 1 = Indicates receive data shift register data is sent to a full RDR (RDRF = 1). Data causing the overrun is lost, and RDR data is not disturbed.
 - 0 = OR is cleared by reading the SCSR, followed by a read of the RDR.
- NF Noise Flag
 - 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF = 1.
 - 0 = NF is cleared by reading the SCSR, followed by a read of the RDR.
- FE Framing Error
 - 1 = Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
 - 0 = FE is cleared by reading the SCSR, followed by a read of the RDR.
- Bit 0 Not used

Can read either one or zero.

Serial Peripheral Control Register (SPCR) \$0A

The SPCR provides control of individual SPI functions such as interrupt and system enabling disabling, master slave mode select, and clock polarity phase rate select.

	7	6	5	4	3	2	1	0
	SPIE	SPE	DW0M*	MSTR	CPOL	СРНА	SPR1	SPR0
RI	ESET							

U

U U U

SPIE — Serial Peripheral Interrupt Enable

1 = SPI interrupt enabled

0 = SPI interrupt disabled

SPE — Serial Peripheral System Enable

1 = SPI system on

0 = SPI system off

MSTR — Master Mode Select

1 = Master mode

0 = Slave mode

CPOL — Clock Polarity

Clock polarity bit controls the clock value and is used in conjunction with the clock phase (CPHA) bit.

1 = SCK line idles high

0 = SCK line idles in low state

CPHA — Clock Phase

Clock phase bit along with CPOL controls the clock-data relationship between the master and slave devices. CPOL selects one or two clocking protocols.

1 = SS is an output enable control.

0 = Shift clock is the OR or SCK with SS. When SS is low, first edge of SCK invokes first data sample.

SPR1-SPR0 — SPI Clock Rate Bits

Two clock rate bits are used to select one of four clock rates to be used as SCK in the master mode. In the slave mode, the two clock rate bits have no effect. Clock rate selection is shown in the following table.

SPR1	SPR0	Internal Processor Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32

Bit 5 — Not used*

Can read either one or zero.


(*MC68HC05C9 only, bit 5 (DWOM) is the wire-OR mode bit.)

- 1 = Disables active pullup devices on Port D, causing outputs to be open drain.
- 0 = Open-drain disabled.

For More Information On This Product, Go to: www.freescale.com

Serial Peripheral Data I/O Register (SPDR) \$0C

The SPDR is read/write register used to receive and transmit SPI data.



A write to the SPDR places data directly into the shift register for transmission. Only a write to this register will initiate transmission/reception of another byte and will only occur in the master device. On completion of byte transmission, the SPIF status bit is set in both master and slave devices.

A read to the SPDR causes the buffer to be read. The first SPIF status bit must be cleared by the time a second data transfer from the shift register to the read buffer begins, or an overrun condition will exist. In overrun cases, the byte causing the overrun is lost.

SPSR

Serial Peripheral Status Register (SPSR) \$0B

The SPSR contains three status bits.

_	/	6	5	4	3	2	1	<u> </u>
	SPIF	WCOL		MODF	_	_	_	
RE	SET							
	(1)	n		n				-

SPIF — Serial Peripheral Data Transfer Flag

1 = Indicates data transfer completed between processor and external device.

(If SPIF = 1 and SPIE = 1, SPI interrupt is enabled.)

0 = Clearing is accomplished by reading SPSR, followed by SPDR access.

WCOL — Write Collision

- 1 = Indicates an attempt is made to write to SPDR while data transfer is in processor.
- 0 = Clearing is accomplished by reading SPSR, followed by SPDR access.

MODF — Mode Fault Flag

- 1 = Indicates multi-master system control conflict.
- 0 = Clearing is accomplished by reading SPSR, followed by a write to the SPCR.

Bits 3-0 and 5 — Not used

Can read either zero or one.

Timer Control Register (TCR) \$12

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

	7	6	5	4	3	2	1	0	_
	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	
RE	ESET 0	0	0	. 0	0	0	U	0	

ICIE — Input Capture Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

IEDG — Input Edge

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register.

1 = Positive edge

0 = Negative edge

OLVL — Output Level

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin.

1 = High output

0 = Low output

Bits 2, 3, and 4 — Not used

Always read zero.

Timer Status Register (TSR) \$13

The TSR is a read-only register containing three status flag bits.

	7	6	5	4	3	2	1	0
	ICF	OCF	TOF	0	0	0	0	0
RI	ESET U	U	U	0	0	0	0	0

ICF — Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector.
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed.

OCF — Output Compare Flag

- 1 = Flag set when output compare register contents match the free-running counter contents.
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed.

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs.
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed.

Bits 4–0 — Not used Always read zero.

Freescale Semiconductor, Inc. ADDRESSING MODES

IMMEDIATE (IMM)

The effective address (EA) of an immediate mode instruction is the location following the opcode. This mode is used to fetch a value which is known at the time the program is written, and which is not changed during program execution.

DIRECT (DIR)

The EA of a direct mode instruction is the contents of the byte following the opcode. This mode is used to fetch a value from any one of the first 256 memory locations with a two-byte instruction.

EXTENDED (EXT)

The EA of an extended mode instruction is the contents of the next two bytes following the opcode. This mode is used to fetch a value from any location in the MC146805G2 memory location, I/O, RAM, and ROM, with a three-byte instruction.

INDEXED (IX, IX1, IX2)

The EA of an indexed mode instruction is determined by the contents of the X-register being added to an offset. The offset can be either zero, 8-bit, or 16-bit. For zero offset (IX), the X-register is the EA. For 8-bit offset (IX1), the result of the X-register contents added to the byte following the opcode is the EA. For 16-bit offset (IX2), the result of the X-register contents added to the concatenated contents of the two bytes following the opcode is the EA.

RELATIVE (REL)

The EA of a relative mode instruction depends upon whether or not the branch is taken. If a branch is taken, EA is formed by adding the byte following the opcode to the value of the program counter, and the program counter is loaded with the EA. If no branch is required, EA is equal to the contents of the program counter.

BIT SET/CLEAR (BSC)

The EA of a Bit Set/Clear mode instruction is contained in the byte following the opcode. The actual bit which is to be set or cleared is contained in the lower four bits (nibble) of the opcode.

BIT TEST AND BRANCH (BTB)

This addressing mode combines direct, relative and bit addressing. The EA of this instruction is the contents of the byte following the opcode (direct mode), if no branch is taken. If a branch is taken, the EA becomes the result of the second byte following the opcode being added to the value of the program counter (similar to relative mode). The actual bit which is to be tested is contained in the lower four bits (nibble) of the opcode.

INHERENT (INH)

This addressing mode has no EA since all information necessary to carry out the instruction is contained in the opcode.

MERACOS INSTRUCTION SET.

The following table is an alphabetical listing of the instructions available to the M68HC05 MCU user. In listing all the factors necessary to program, the table uses the following symbols:

Condition Code Symblols

Н	Half Carry (Bit 4)	1	 Test and Set if True,
I	 Interrupt Mask (Bit 3) 	_	(Cleared otherwise)
Ν	Negate (Sign Bit 2)		 Not Affected
Z	— Zero (Bit 1)	?	 Load CC Reg. from Stack
С	— Carry/Borrow (Bit 0)	0	— Cleared
		1	— Set

Boolean Operators

()	— Contents of (i.e.) (M) =	+	— (inclusive) OR
	means the contents	\oplus	— EXCLUSIVE OR
	of memory location		— NOT
	M	_	negation
•	is loaded with, 'gets'		(twos complement)
•	— AND	×	multiplication

MPU Registers

Α	Accumulator	PC	Program Counter
ACCA	Accumulator	PCH	— PC High Byte
CC	 Condition Code Reg. 	PCL	— PC Low Byte
Χ	Index Register	SP	Stack Pointer
M	 Any memory location 	REL	 Relative Address
	(one byte)		

Addressing Modes	(Abbreviation)	Opera	nds
Inherent	INH	none	
Immediate	IMM	ii	
Direct (for bit	DIR	dd	
test instructions)		dd	rr
Extended	EXT	hh	H
Indexed 0 Offset	IX	none	
Indexed 1-Byte	IX1	ff	
Indexed 2-Byte	IX2	ee	ff
Relative	REL	rr	

INSTRUCTIONS, ADDRESSING MODES, AND EXECUTION TIMES

Source Form(s)	Operation	Boolean	Addressing Mode for	ı	e Coding decimal)	Bytes	Cycles	(Cond	ition	Cod	le
FUIII(S)		Expression	Operand	Opcode	Operand			Н	ı	N	Z	С
DC (opr)	Add with Carry	ACCA ♦ ACCA + M + C	IMM	A9	ii	2	2	#	_	#	*	
-			DIR	B9	dd	2	3	•				
More Inform			EXT	C9	hh II	3	4					
19 -			IX2	D9	ee ff	3	5				ĺ	
			IX1	E9	ff	2	4					
3			IX	F9		1	3		Ì			į
DD (opr)	Add	ACCA ♦ ACCA + M	IMM	AB	ii	2	2	‡	_	1	#	\$
9			DIR	BB	dd	2	3		<u> </u>	•		\$
9			EXT	СВ	hh II	3	4					İ
, -			IX2	DB	ee ff	3	5					
- 			IX1	EB	ff	2	4					
T			IX	FB		1	3					
ND (opr)	Logical AND	ACCA ♦ ACCA ● M	TMM	A4	ii	2	2		_	±	±	_
<u> </u>			DIR	B4	dd	2	3					
7			EXT	C4	hh II	3	4					
			IX2	D4	ee ff	3	5					
			IX1	E4	ff	2	4					
			IX	F4		1	3					

ASL (opr) ASLA ASLX ASL (opr) SSL (opr)	Arithmetic Shift Left	←	DIR INH(A) INH(X) IX1 IX	38 48 58 68 78	dd ff	2 1 1 2 1	5 3 3 6 5			*	*	*
SR (opr) SRA SRX SRX (opr) SR (opr)	Arithmetic Shift Right	b7 b0 C	DIR fNH(A) INH(X) IX1 IX	37 47 57 67 77	dd ff	2 1 1 2 1	5 3 3 6 5			*	*	*
SCC (rel)	Branch if Carry Clear	? C = 0	REL	24	rr	2	3		_			_
SCLR n, (opr) This Product,	Clear Bit n in Memory	Mn • 0	DIR(b0) DIR(b1) DIR(b2) DIR(b3) DIR(b4) DIR(b5) DIR(b6) DIR(b6)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd	2 2 2 2 2 2 2 2 2	5 5 5 5 5 5 5 5 5			1		
BCS (rel)	Branch if Carry Set	? C=1	REL	25	rr	2	3					
BEQ (rel)	Branch if Equal	? Z = 1	REL	27	rr	2	3	_	_	_		

Source	Operation	Boolean	Addressing Mode for	1	ne Coding decimal)	Bytes	Cycles	(Cond	ition	Cod	е
Form(s)		Expression	Operand	Opcode	Operand			Н	ı	N	Z	С
BHCC (rel)	Branch if Half Carry Clear	? H=0	REL	28	rr	2	3		_	_	_	
HCS (rel)	Branch if Half Carry Set	? H = 1	REL	29	rr	2	3	_		-		_
HI (rel)	Branch if Higher	? (C + Z) = 0	REL	22	rr	2	3	_	_	_	_	_
BHS (rel)	Branch if Higher or Same	? C = 0	REL	24	rr	2	3			<u> </u>		_
H (rel)	Branch if IRQ Pin is High	? IRQ Pin=1	REL	2F	rr	2	3			_		-
JL (rel)	Branch if IRQ Pin is Low	? IRQ Pin=0	REL	2E	rr	2	3		_	<u> </u>	_	
atton On This Pr	Bit Test Memory with A	ACCA ● M	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5	ii dd hh II ee ff ff	2 2 3 3 2	2 3 4 5 4 3			*	*	_
2 LO (rel)	Branch if Lower	? C = 1	REL	25	rr	2	.3	_	_	_	_	_
SLS (rel)	Branch if Lower or Same	? (C + X) = 1	REL	23	rr	2	3		-	_		-
BMC (rel)	Branch if I Bit is Clear	? I=0	REL	2C	rr	2	3		_	_	_	_

BMI (rel)	Branch if Minus	? N = 1	REL	2B	rr	2	3	_		_	_	_
BMS (rel)	Branch if I Bit is Set	? I = 1	REL	2D	rr	2	3			_	_	_
BNE (rel)	Branch if Not Equal	? Z = 0	REL	26	rr	2	3			—		_
BPL (rel)	Branch if Plus	? N = 0	REL	2A	rr	2	3			_		
Ş RA (rel)	Branch Always	? 1=1	REL	20	rr	2	3		_			_
MRCLR n, (opr) (rel) Information On	Branch if Bit n of M = 0	? Bit n of M = 0	DIR(b0) DIR(b1) DIR(b2) DIR(b3) DIR(b4) DIR(b5) DIR(b6) DIR(b6)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	3 3 3 3 3 3 3	5 5 5 5 5 5					*
∄ RN (rel)	Branch Never	? 1 = 0	REL	21	rr	2	3	_				_
PRSET n, (opr)	Branch if Bit n of M = 1	? Bit n of M = 1	DIR(b0) DIR(b1) DIR(b2) DIR(b3) DIR(b4) DIR(b5) DIR(b6) DIR(b6)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	3 3 3 3 3 3 3	5 5 5 5 5 5 5					\$

Source	Operation	Boolean	Addressing Mode for	I	e Coding decimal)	Bytes	Cycles	(Cond	ition	Cod	le
Form(s)	·	Expression	Operand	Opcode	Operand			Н	ı	N	Z	С
BSET n, (opr)	Set Bit n in Memory	Mn ♦ 1	DIR(b0)	10	dd	2	5	_	_	_	_	_
F			DIR(b1)	12	dd	2	5		į	-		
For More Informa	1		DIR(b2)	14	dd	2	5					
≤ <u>0</u>			DIR(b3)	16	dd	2	5				1	
Ō			DIR(b4)	18	dd	2	5					
			DIR(b5)	1A	dd	2	5		ļ	ļ	l	
9			DIR(b6)	1C	dd	2	5					
3			DIR(b7)	1E	dd	2	5				ļ	
SR (ref)	Branch to Subroutine	PC PC+0002 (SP) PCL; SP SP-0001 (SP) PCH; SP SP-0001 PC PC+Rel	REL	AD	rr	2	6	_				_
G LC	Clear C Bit	C bit ♦ 0	INH	98		1	2			<u> </u>	_	0
<u>\$</u> LI	Clear I Bit	l bit ♦ 0	INH	9A		1	2	_	0	-	_	—
LR (opr)	Clear	M ♦ 00	DIR	3F	dd	2	5	_	_	0	1	l —
CLRA		A ♦ 00	INH(A)	4F		1	3		1			
CLRX		X ♦ 00	INH(X)	5F		1	3					
CLR (opr)		M ♦ 00	IX1	6F	ff	2	6					ŀ
CLR (opr)		M ♦ 00	IX	7F		1	5					

CMP (opr)	Compare A with Memory	ACCA - M	IMM	A1 B1	ii dd		2 2	2	-		*	*	*
			DIR EXT	C1	hh	II	3	3					
		İ	i	D1	1	ff	3	5					
Ţ			IX2		ee	11		_	ŀ			l	İ
T 0			IX1	E1	ff		2	4					İ
<u> </u>			IX	F1	ļ		<u> </u>	3	ļ		ļ		ـــ
COM (opr)	1's Complement	$M \triangleleft \overline{M} = \$FF - M$	DIR	33	dd		2	5	—		1	1	1
E OMA		A ♦ Ā = \$FF − A	INH(A)	43			1	3			ľ	`	
COMA COMX		$X \triangleleft \overline{X} = \$FF - X$	INH(X)	53			1	3					
COM (opr)		$M \triangleleft \overline{M} = \$FF - M$	IX1	63	ff		2	6	1			ĺ	
COM (opr)		$M \triangleleft \overline{M} = \$FF - M$	IX	73			1	5					
PX (opr)	Compare X with Memory	X – M	IMM	A3	ii		2	2	_	_	1	*	•
			DIR	В3	dd		2	3					
‡			EXT	C3	hh	11	3	4					
1 5.			IX2	D3	ee	ff	3	5					1
		İ	IX1	E3	ff		2	4					1
			IX	F3			1	3					Ì
DEC (opr)	Decrement	M ♠ M – 01	DIR	3A	dd		2	5	_	<u> </u>	•	1	
DECA		A ♦ A−01	INH(A)	4A			1	3			-		
DECX	DEX (same as DECX)	X ♠ X − 01	INH(X)	5A			1	3					
DEC (opr)		M ♠ M – 01	IX1	6A	ff		2	6					
DEC (opr)		M ♠ M − 01	ix	7A			1	5					

Source Form(s)	Operation	Boolean	Addressing Mode for		ne Coding decimal)	Bytes	Cycles	(Cond	ition	Cod	le
Form(s)		Expression	Operand	Opcode	Operand			Н	1	N	Z	С
EOR (opr)	Exclusive OR A with Memory	ACCA ♠ ACCA ⊕ M	IM'M DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	2 2 3 3 2 1	2 3 4 5 4 3			*	*	
NC (opr) NCA NCX NC (opr OC) OC) OC)	Increment INX (same as INCX)	M • M + 01 A • A + 01 X • X + 01 M • M + 01 M • M + 01	DIR INH(A) INH(X) IX1 IX	3C 4C 5C 6C 7C	dd ff	2 1 1 2 1	5 3 3 6 5		_	*	*	_
OMP (opr) This Pro	Jump	PC effective address	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh II ee ff ff	2 3 3 2 1	2 3 4 3 2		_			_
SR (opr)	Jump to Subroutine	PC ♠ PC + n (n = 1, 2, or 3) (SP) ♠ PCL; SP ♠ SP – 0001 (SP) ♠ PCH; SP ♠ SP – 0001 PC ♠ effective address	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh II ee ff ff	2 3 3 2 1	5 6 7 6 5					

Source Form(s)	Operation	Boolean	Addressing Mode for		e Coding decimal)	Bytes	Cycles	(Cond	ition	Coc	de
Tomina		Expression	Operand	Opcode	Operand			Н	ı	N	Z	С
NEG (opr) NEGA NEGX NEG (opr) NEG (opr	Negates (2's Complement)	M ♠ - M (i.e. 00 - M.) A ♠ - A X ♠ - X M ♠ - M M ♠ - M	DIR INH(A) INH(X) IX1 IX	30 40 50 60 70	dd ff	2 1 1 2 1	5 3 6 5			*	*	rhis Product, ale.com ♦
NOP	No Operation		INH	9D		1	2	_		_		eesc
ORA (opr)	Inclusive OR	ACCA ♠ ACCA + M	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 2 3 3 2 1	2 3 4 5 4 3			#	*	Go to: www.fr
ROL (opr) ROLA ROLX ROL (opr) ROL (opr	Rotate Left through Carry	C b7 b0 C	DIR INH(A) INH(X) IX1 IX	39 49 59 69 79	dd ff	2 1 1 2 1	5 3 6 5			*	*	For Moi

LDA (opr)	Load A from Memory	ACCA ∮ M	IMM	A6	ii	2	2			•	±	T_
	,,		DIR	В6	dd	2	3				•	1
			EXT	C6	hh II	3	4					
			IX2	D6	ee ff	3	5					
			IX1	E6	ff	2	4					ct,
			ΙΧ	F6		1	3					ᄝ
LDX (opr)	Load X from Memory	X ♠ M	IMM	AE	ii	2	2			#	#	Product,
•			DIR	BE	dd	2	3					<u>e</u>
			EXT	CE	hh II	3	4	ļ				E a
			IX2	DE	ee ff	3	5					On
			IX1	EE	ff	2	4	1	ļ	Ì		fre
			IX	FE		1	3					<u>₹</u>
LSL (opr)	Logical Shift Left		DIR	38	dd	2	5	_	_	±	±	More Information On This Go to: Www.freescale.
LSLA		———	INH(A)	48		1	3	İ			•	ō ö
LSLX			INH(X)	58		1	3					o t
LSL (opr)		C b7 b0	IX1	6.8	ff	2	6	İ				5 2
LSL (opr)			IX	78		1	5	İ				M
LSR (opr)	Logical Shift Right		DIR	34	dd	2	5	_		0	\$	Ď ‡
LSRA			INH(A)	44		1	3				•	ш•
LSRX		0 • [] []	INH(X)	54		1	3					-
LSR (opr)		b7 b0 C	IX1	64	ff	2	6					
LSR (opr)		5, 50 0	IX	74		1	5					
MUL	Unsigned Multiply	X:A ♦ X•A	INH	42		1	11	0	_			0


ROR (opr) RORA RORX ROR (opr)	Rotate Right through Carry	C b7 b0 C	DIR INH(A) INH(X) IX1 IX	36 46 56 66 76	dd ff	2 1 1 2 1	5 3 3 6 5			*	#	#
Z SP	Reset Stack Pointer	SP ♦ \$00FF	INH	9C		1	2	_				
≹ TI	Return from Interrupt	SP ♦ SP + 0001; CC ♦ (SP	INH	80		1	9	(Lo	aded	fror	n Sta	ack)
TI Informations		SP ♦SP + 0001; ACCA (SP) SP ♦ SP + 0001; X ♦ (SP) SP ♦ SP + 0001; PCH ♦ (SP) SP ♦ SP + 0001; PCL ♦ (SP						*	\$	\$	\$	*
	Return from Subroutine	SP ♦ SP + 0001; PCH ♦ (SP) SP ♦ SP + 0001; PCL ♦ (SP)	INH	81		1	6				_	
BC (opr)	Subtract with Carry	ACCA ♦ ACCA M C	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 2 3 3 2 1	2 3 4 5 4 3		20000000	*	*	*
SEC	Set C Bit	C bit ♦ 1	tNH	99		1	2			_		1
SEI	Set Bit	I bit 4 1	INH	9B		1	2		1		_	_

Source	Operation	Boolean	Addressing Mode for	1	e Coding decimal)		Cycles	(Cond	ition	Cod	le
Form(s)		Expression	Operand	Opcode	Operand			Н	ı	N	Z	С
STA (opr)	Store A in Memory	M ♦ ACCA	DIR	B7	dd	2	4		_	1	1	_
	·		EXT	C7	hh II	3	5				•	
Ş			IX2	D7	ee ff	3	6					ļ
≤			IX1	E7	ff	2	5					
ē			IX	F7		1	4					
TOP	Enable IRQ, Stop Oscillator		INH	8E		1	2	_	0	_	_	_
STX (opr)	Store X in Memory	M ♦ X	DIR	BF	dd	2	4		_	1	2	0
<u>+</u>	,		EXT	CF	hh II	3	5		1	•		
		↓	IX2	DF	ee ff	3	6			ļ		
9			IX1	EF	ff	2	5					
			IX	FF		1	4					
5 S UB (opr)	Subtract	ACCA ♦ ACCA - M	IMM	A0	ii	2	2		_	2	±	1
p			DIR	B0	dd	2	3			*		
Product.			EXT	C0	hh II	3	4					
5			IX2	D0	ee ff	3	5					
, •			IX1	E0	ff	2	4					
			IX	F0		1	3					


WI	Software Interrupt	PC ♠ PC + 0001 (SP) ♠ PCL; SP ♠ SP - 0001 (SP) ♠ PCH; SP ♠ SP - 0001 (SP) ♠ X; SP ♠ SP - 0001 (SP) ♠ ACCA; SP ♠ SP - 0001 (SP) ♠ CC; SP ♠ SP - 0001 I bit ♠ 1 PCH ♠ n - 0003 (vector PCL ♠ n - 0002 fetch)	INH	83		1	2		1		
X AX	Transfer A to X	X • ACCA	1NH	97			2		<u> </u>		
ST (opr) STA STX TST (opr) TST (opr)	Test for Negative or Zero	M 0	DIR INH(A) INH(X) IX1 IX	3D 4D 5D 6D 7D	dd ff	2 1 1 2 1	4 3 3 5 4			*	*
TXA	Transfer X to A	ACCA ♦ X	INH	9F		1	2	_	_		_
WAIT	Enable Interrupts, Halt CPU		INH	8F		1	2		0		_

MC68HC05C4/C8 onductor, Inc. MC68HCL05C4/C8 AND MC68HSC05C4/C8 MC68HC705C8

PIN ASSIGNMENTS



44-LEAD PLCC PACKAGE




NOTE: Bulk substrate tied to VSS.


*This pin is VPP Go to: www.freescale.com

Freescale Semiconductor, Inc. MC68HC805C4 PIN ASSIGNMENTS

40-PIN DUAL-IN-LINE PACKAGE



44-LEAD PLCC PACKAGE




For More Information On This Product, Go to: www.freescale.com

MC68HC05C9 (ONLY) PIN ASSIGNMENTS

40-PIN DUAL-IN-LINE PACKAGE

		~ <i>~</i>		
RESET [1		40	\Box V_{DD}
īRQ 🗖	2		39	0 0SC1
*NC □	3		38	OSC2
PA7	4		37	TCAP
PA6	5		36	P D7
PA5	6		35	TCMP
PA4 🗖	7		34	PD5/SS
PA3	8		33	PD4/SCK
PA2	9		32	PD3/MOSI
PA1	10		31	PD2/MISO
PA0	11		30	PD1/TD0
PB0	12		29	PD0/RDI
PB1	13		28	PC0
PB2	14		27	PC1
РВ3	15		26	PC2
РВ4 🗖	16		25	PC3
PB5 🗖	17		24	PC4
РВ6 🗖	18		23	PC5
РВ7 🗖	19		22	PC6
∨ss □	20		21	PC7
				ı

44-LEAD PLCC PACKAGE



NOTE: Bulk substrate tied to VSS.

*This pin is VPP Go to: WWW.freescale.com

		ASCII CH	ARACTE	R SET (7	-Bit Code	·)		
MS Dig. LS Dig.	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	Р	`	р
1	SOH	DC1	!	1	Α	Q	а	q
2	STX	DC2	"	2	В	R	b	r
3	ETX	DC3	#	3	С	S	С	S
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	D E F	U	е	u
6	ACK	SYN	&	6	F	V	f	V
7	BEL	ETB	,	7	G	W	g	w
8	BS	CAN	(8	Н	X	h	×
9	HT	EM)	9		Υ	i	у
Α	LF	SUB	*	:	J	Z	j	Z
В	VT	ESC	+	;	K		k	{
С	FF	FS	,	<	L,	\		
D	CR	GS	_	=	M	j j	m	}
E	so	RS		>	N	\land	n	~
F	SI	US	/	?	0	_	0	DEL

Freescale Semiconductor, Inc. HEX/DEC CONVERSION

HEXADECIMAL AND DECIMAL CONVERSION

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.

Hex Dec
512
1,024
<u>_</u>
2,
2,
2,
2,816
3,072
3,328
3,584
3,840

Go to: www.freescale.com

BLOCK DIAGRAMS

MEMORY MAPS

REGISTER/CONTROL BIT ASSIGNMENTS

INSTRUCTIONS ADDRESSING MODES EXECUTION TIMES

MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART

BLOCK DIAGRAMS

MEMORY MAPS

REGISTER/CONTROL BIT ASSIGNMENTS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES

MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART

The MC68HC05 Family of HCMOS devices covered in this reference guide are as follows:

MC68HC05C4

MC68HC05C8

MC68HC05C9

MC68HC705C8

MC68HC805C4

MC68HCL05C4

MC68HCL05C8

MC68HSC05C4

MC68HSC05C8

Motorola reserves the right to make changes without further notice to any product herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola products could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447 Mfax™. RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609

- US & Canada ONLY 1-800-774-1848

INTERNET: http://motorola.com/sps

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 4-32-1, Nishi-

Gotanda, Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,

51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

